

200G QSFP-DD SR8 NRZ 100m Optical Transceiver TOP-QSFP-DD-200G-SR8

Features

- Hot-pluggable QSFP-DD form factor
- 8 channels full-duplex transceiver module
- 8x 850nm VCSEL array and PIN photo-detector array
- Internal CDR circuits on both receiver and transmitter channels
- Supports CDR bypass
- Compliant with QSFP-DD MSA, IEEE 802.3bm 100GBASE-SR4 and CMIS
- Data rate up to 206.25Gbps (8x NRZ 25.78125Gbps)
- Reach up to 70m (OM3) or 100m (OM4) over MMF
- Power consumption < 4W
- MPO24 receptacle
- Built-in digital diagnostic functions
- Operating case temperature range from 0°C to 70°C
- 3.3V power supply voltage
- RoHS compliant (lead free)

Applications

2x 100GBASE-SR4 Ethernet

Description

The TOPSTAR 200G QSFP-DD SR8 NRZ 100m optical transceiver (TOP-QSFP-DD-200G-SR8) is designed for 2x 100GBASE-SR4 Ethernet links reach up to 70m (OM3) or 100m (OM4) over Multi-Mode Fiber (MMF). This high-performance module integrates eight data lanes in each direction with 8x 25.78125GBd. Each lane can operate at a data rate up to 25.78125Gbps using a nominal wavelength of 850nm. The electrical interface uses a 76-contact edge type connector. The optical interface uses a 24-fiber MTP/MPO connector. Compliant with the Common Management Interface Specification (CMIS) for QSFP-DD modules, the 200G QSFP-DD SR8 transceiver incorporates TOPSTAR's proven circuit and VCSEL technology to provide reliable long life, high performance, and consistent service.






Figure 1. Module Block Diagram

The TOPSTAR 200G QSFP-DD SR8 is a kind of parallel transceiver. VCSEL and PIN array package is key technique, through I²C system can contact with module.

Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Uni t
Supply Voltage	V_{cc}	-0.3	3.6	V
Input Voltage	V_{in}	-0.3	V _{cc} +0.3	V
Storage Temperature	T_{st}	-20	85	ōC
Case Operating Temperature	T_op	0	70	ōС
Humidity(non-condensing)	Rh	5	95	%

Recommended Operating Conditions

Parameter	Symbol	Min	Typical	Max	Unit
Supply Voltage	V_{cc}	3.13	3.3	3.47	V
Operating Case temperature	T_ca	0		70	ōС
Data Rate Per Lane	fd		25.78125		Gbp s
Humidity	Rh	5		85	%
Power Dissipation	P _m			4	W



Electrical Specifications

Parameter	Symbol	Min	Typical	Max	Unit
Differential input impedance	Z_{in}	90	100	110	ohm
Differential Output impedance	Z_{out}	90	100	110	ohm
Differential input voltage amplitude	ΔV_{in}	300		1100	mVp- p
Differential output voltage amplitude	ΔV_{out}	500		800	mVp- p
Skew	Sw			300	ps
Bit Error Rate	BER			5E-5	
Input Logic Level High	V_{IH}	2.0		V_{cc}	V
Input Logic Level Low	VIL	0		0.8	V
Output Logic Level High	V_{OH}	V _{cc} -0.5		V_{cc}	V
Output Logic Level Low	V _{OL}	0		0.4	V

Notes:

- 1. BER=5E-5; PRBS 2^31-1@25.78125Gbps. Pre-FEC
- 2. Differential input voltage amplitude is measured between TxnP and TxnN.
- 3. Differential output voltage amplitude is measured between RxnP and RxnN.

Optical Characteristics

Parameter	Symbol	Min	Typical	Max	Unit	Notes		
Transmitter								
Center Wavelength	λ_{c}	840	850	860	nm	-		
RMS spectral width	Δλ	-	-	0.6	nm	-		
Average launch power, each lane	P _{out}	-8.4	-	2.4	dBm	-		
OMA, each lane	OMA	-6.4		3	dBm	-		
TDEC, each lane	TDEC			4.3	dB			
Extinction Ratio	ER	3	-	-	dB	-		
Average launch power of OFF transmitter, each lane				-30	dB	-		
Eye Mask coordinates: X1, X2, X3, Y1, Y2, Y3	{0.3,0.38,0.45,0.35,0.41.0.5}					2		
	Receiver							
Center Wavelength	λ_{c}	840	850	860	nm	-		
Stressed receiver sensitivity in OMA				-5.2	dBm	1		
Average power at receiver input, each lane				2.4	dBm	-		
Average power at receiver, each lane				-10.3	dBm			
Receiver Reflectance				-12	dB	-		
LOS Assert		-30			dBm	-		
LOS De-Assert – OMA				-7.5	dBm	-		
LOS Hysteresis		0.5			dB	-		



Notes:

- 1. Measured with conformance test signal at TP3 for BER = 5E-5 Per-FEC
- 2. Hit Ratio = $5x10^{-5}$

Pin Description

Table 1- Pad Function Definition

	r Dogođenia se zasena	A TOTAL CONTRACTOR CONTRACTOR	Table 1- Fau I diletion Deminition	Table 1	CI Proportion de la company
Pad Logic Symbol		ogic Symbol Description		Plug	Notes
				Sequence4	
1		GND	Ground	1B	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	3B	
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	3B	5520
4		GND	Ground	1B	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	3B	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3B	
7		GND	Ground	1B	1
8	LVTTL-I	ModSelL	Module Select	3B	
9	LVTTL-I	ResetL	Module Reset	3B	
10		VccRx	+3.3V Power Supply Receiver	2B	2
11	LVCMOS-	SCL	2-wire serial interface clock	3B	
12	LVCMOS- I/O	SDA	2-wire serial interface data	3B	
13		GND	Ground	1B	1
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	3B	
15	CML-O	Rx3n	Receiver Inverted Data Output	3B	
16		GND	Ground	1B	1
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	3B	
18	CML-O	Rx1n	Receiver Inverted Data Output	3B	
19		GND	Ground	1B	1
20		GND	Ground	1B	1
21	CML-O	Rx2n	Receiver Inverted Data Output	3B	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	3B	
23		GND	Ground	1B	1
24	CML-O	Rx4n	Receiver Inverted Data Output	3B	2.5
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	3B	
26		GND	Ground	1B	1
27	LVTTL-0	ModPrsL	Module Present	3B	
28	LVTTL-O	IntL	Interrupt	3B	
29		VccTx	+3.3V Power supply transmitter	2В	2
30		Vcc1	+3.3V Power supply	2B	2
31	LVTTL-I	InitMode	Initialization mode; In legacy QSFP applications, the InitMode pad is called LPMODE	3B	
32		GND	Ground	1B	1
33	CML-I	ТхЗр	Transmitter Non-Inverted Data Input	3B	
34	CML-I	Tx3n	Transmitter Inverted Data Input	3B	
35	Visit Section Vi	GND	Ground	1B	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	3B	
37	CML-I	Tx1n	Transmitter Inverted Data Input	3B	
38		GND	Ground	1B	1



Pad	Pad Logic Symbol		ogic Symbol Description		Notes
39	-7	GND	Ground	Sequence ⁴	1
40	CML-I	Tx6n	Transmitter Inverted Data Input	3A	
41	CML-I	Tx6p	Transmitter Non-Inverted Data Input	3A	-
42		GND	Ground	1A	1
43	CML-I	Tx8n	Transmitter Inverted Data Input	3A	
44	CML-I	Tx8p	Transmitter Non-Inverted Data Input	3A	0
45	7-2-72	GND	Ground	1A	1
46		Reserved	For future use	3A	3
47	is .	VS1	Module Vendor Specific 1	3A	3
48		VccRxl	3.3V Power Supply	2A	2
49		VS2	Module Vendor Specific 2	3A	3
50		VS3	Module Vendor Specific 3	3A	3
51		GND	Ground	1A	1
52	CML-O	Rx7p	Receiver Non-Inverted Data Output	3A	100
53	CML-O	Rx7n	Receiver Inverted Data Output	3A	
54	:	GND	Ground	1A	1
55	CML-0	Rx5p	Receiver Non-Inverted Data Output	3A	8
56	CML-O	Rx5n	Receiver Inverted Data Output	3A	
57		GND	Ground	1A	1
58		GND	Ground	1A	1
59	CML-0	Rx6n	Receiver Inverted Data Output	3A	100
60	CML-O	Rx6p	Receiver Non-Inverted Data Output	3A	
61	:	GND	Ground	1A	1
62	CML-0	Rx8n	Receiver Inverted Data Output	3A	×
63	CML-0	Rx8p	Receiver Non-Inverted Data Output	3A	
64		GND	Ground	1A	1
65		NC	No Connect	3A	3
66	1.7	Reserved	For future use	3A	3
67	e e	VccTx1	3.3V Power Supply	2A	2
68	:	Vcc2	3.3V Power Supply	2A	2
69		Reserved	For Future Use	3A	3
70		GND	Ground	1A	1
71	CML-I	Tx7p	Transmitter Non-Inverted Data Input	3A	
72	CML-I	Tx7n	Transmitter Inverted Data Input	3A	1
73	1.7	GND	Ground	1A	1
74	CML-I	Tx5p	Transmitter Non-Inverted Data Input	3A	11
75	CML-I	Tx5n	Transmitter Inverted Data Input	3A	5
76		GND	Ground	1A	1

Note 1: QSFP-DD uses common ground (GND) for all signals and supply (power). All are common within the QSFP-DD module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane.

Note 2: VccRx, VccRxl, Vccl, Vcc2, VccTx and VccTxl shall be applied concurrently. Requirements defined for the host side of the Host Card Edge Connector are listed in Table 4. VccRx, VccRxl, Vccl, Vcc2, VccTx and VccTxl may be internally connected within the module in any combination. The connector Vcc pins are each rated for a maximum current of 1000 mA.

Note 3: All Vendor Specific, Reserved and No Connect pins may be terminated with 50 ohms to ground on the host. Pad 65 (No Connect) shall be left unconnected within the module. Vendor specific and Reserved pads shall have an impedance to GND that is greater than 10 kOhms and less than 100 pF.

Note 4: Plug Sequence specifies the mating sequence of the host connector and module. The sequence is 1A, 2A, 3A, 1B, 2B, 3B. (see Figure 2 for pad locations) Contact sequence A will make, then break contact with additional QSFP-DD pads. Sequence 1A, 1B will then occur simultaneously, followed by 2A, 2B, followed by 3A, 3B.






Figure 2. Electrical Pin-out Details



ModSell Pin

The ModSelL is an input signal that must be pulled to Vcc in the QSFP-DD module. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP-DD modules on a single 2-wire interface bus. When ModSelL is "High", the module shall not respond to or acknowledge any 2-wire interface communication from the host. In order to avoid conflicts, the host system shall not attempt 2-wire interface communications within the ModSelL de-assert time after any QSFP-DD modules are deselected. Similarly, the host must wait at least for the period of the ModSelL assert time before communicating with the newly selected module. The assertion and de-asserting periods of different modules may overlap as long as the above timing requirements are met.

ResetL Pin

The ResetL signal shall be pulled to Vcc in the module. A low level on the ResetL signal for longer than the minimum pulse length (t_Reset_init) (See Table 13) initiates a complete module reset, returning all user module settings to their default state.

InitMode Pin

InitMode is an input signal. The InitMode signal must be pulled up to Vcc in the QSFP-DD module. The InitMode signal allows the host to define whether the QSFP-DD module will initialize under host software control (InitMode asserted High) or module hardware control (InitMode deasserted Low). Under host software control, the module shall remain in Low Power Mode until software enables the transition to High Power Mode, as defined in Section 7.5. Under hardware control (InitMode de-asserted Low), the module may immediately transition to High Power Mode after the management interface is initialized. The host shall not change the state of this signal while the module is present. In legacy QSFP applications, this signal is named LPMode. See SFF-8679 for signal description.

ModPrsL Pin

ModPrsL must be pulled up to Vcc Host on the host board and grounded in the module. The ModPrsL is asserted "Low" when the module is inserted and deasserted "High" when the module is physically absent from the host connector.

IntL Pin

IntL is an output signal. The IntL signal is an open collector output and must be pulled to Vcc Host on the host board. When the IntL signal is asserted Low it indicates a change in module state, a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2-wire serial interface. The IntL signal is deasserted "High" after all set interrupt flags are read.

Power Supply Filtering

The host board should use the power supply filtering shown in Figure 3.




Figure 3. Host Board Power Supply Filtering

Optical Interface Lanes and Assignment

The optical interface port is a male MPO24 connector.




Figure 4. Optical Receptacle and Channel Orientation

DIAGNOSTIC MONITORING INTERFACE(OPTIONAL)

Digital diagnostics monitoring function is available on all TOPSTAR QSFP DD products. A 2-wire serial interface provides user to contact with module.

The structure of the memory is shown in Figure 5. The memory space is arranged into a lower, single page, address space of 128 bytes and multiple upper address space pages. This structure permits timely access to addresses in the lower page, e.g. Interrupt Flags and Monitors. Less time critical entries, e.g. serial ID information and threshold settings, are available with the Page Select function.



The structure also provides address expansion by adding additional upper pages as needed.

The interface address used is A0xh and is mainly used for time critical data like interrupt handling in order to enable a one-time-read for all data related to an interrupt situation. After an interrupt, IntL, has been asserted, the host can read out the flag field to determine the affected channel and type of flag.




Figure 5. QSFP-DD Memory Map



Table 16- Lower Page Overview (Lower Page)

Address	Description	Type
0 - 2	Id and Status (3 bytes)	Read-only
3 - 17	Interrupt Flags (15 bytes)	Read-only
18 - 25	State Indicators (8 bytes)	Read-only
26 - 31	Module card Monitors (6 bytes)	Read-only
32 - 79	Channel Monitors (48 bytes)	Read-only
80 - 101	Control Fields (22 bytes)	Read/Write
102 - 116	Interrupt Flag Masks (15 bytes)	Read/Write
117 - 118	Reserved	Read/Write
119 - 122	Password Change Area (4 bytes)	Write-Only
123 - 126	Password Entry Area (4 bytes)	Write-Only
127	Page Select Byte	Read/Write

Figure 6. Low Memory Map

Table 28- Upper Page 0 Overview (Page 00h)

		i anoio zo oppoi	rage o everview (rage com)
Address	Size (bytes)	Name	Description
Base ID H	rields:		
128	1	Identifier	Identifier Type of module
129	1	Ext. Identifier	Extended Identifier
130	1	Connector Type	Code for media connector type
131-138	8	Specification compliance	Code for electronic compatibility or optical compatibility
139	1	Encoding	Code for serial encoding algorithm
140	1	BR, nominal	Nominal bit rate, units of 100 MBits/s
141	1	Extended rate select compliance	Tags for extended rate select compliance
142-146	5	Link length	Link length / transmission media
147	1	Device technology	Device technology
148-163	16	Vendor name	Vendor name (ASCII)
164	1	Extended Module	Extended Module codes for InfiniBand
165-167	3	Vendor OUI	Vendor IEEE company ID
168-183	16	Vendor PN	Part number provided by vendor (ASCII)
184-185	2	Vendor rev	Revision level for part number provided by vendor (ASCII)
186-187	2	Wavelength or Copper	Nominal laser wavelength

(wavelength=value/20 in nm) or copper cable cable Attenuation attenuation in dB at 2.5GHz (Adrs 186) and 5.0GHz (Adrs 187) Guaranteed range of laser wavelength(+/-188-189 Wavelength tolerance value) from nominal wavelength. (wavelength Tolerance=value/200 in nm) 190 Max case temp. Maximum case temperature in degrees C 191 1 CC BASE Check code for base ID fields (addresses 128-190 inclusive) Extended ID Fields: 192-195 Options Indicates which optional capabilities are implemented in the module Vendor product serial number 196-211 Vendor S/N 16 212-219 8 Date Code Vendor's manufacturing date code 220 Diagnostic Indicates which types of diagnostic 1 Monitoring Type monitoring are implemented in the module 2 Enhanced Options Indicates which optional enhanced features 221-222 are implemented in the module. 223 1 CC_EXT Check code for the Extended ID Fields (addresses 192-222 inclusive) 224-238 15 Device Properties Provides detailed information about the 239 CC-PROP Check code for the Device Properties Fields (addresses 224-2382 inclusive) Vendor Specific ID 240-255 16 Fields: Vendor-specific ID information Vendor-Specific

Figure 7. Page 00 Memory Map



Timing for Soft Control and Status Functions

MgmtInitDuration Max MgmtInit Duration MgmtInitDuration Duration MgmtInitDuration MgmtInitDuratio	Table 13- Timing for QSFP-DD soft control and status functions					
MgmtInitDuration Duration reset until completion of the MgmtInit State server the server of the mgmtInit State signal to initiate a module reset. IntL Assert Time ton_IntL 200 ms Time from occurrence of condition triggering IntL until Vout:IntL=Vol. This includes deassert times for Rx LOS Assert Time ton_los 100 ms Time from Rx LOS state to Rx LOS bit set (value = 1b) and IntL asserted. Rx LOS Assert Time ton_losf 1 ms Time from Rx LOS state to Rx LOS bit set (value = 1b) and IntL asserted. Rx LOS assert Time ton_IntL 200 ms Time from Rx LOS state to Rx LOS bit set (value = 1b) and IntL asserted. Rx LOS assert Time ton_IntL 200 ms Time from State to Rx LOS bit set (value = 1b) and IntL asserted. Rx LOS assert Time ton_IntL 200 ms Time from State to Rx LOS bit set (value = 1b) and IntL asserted. Rx LOS assert Time ton_IntL 200 ms Time from State to Rx LOS bit set (value = 1b) and IntL asserted. Rx LOS assert Time ton_IntL 200 ms Time from State to Tx Fault bit set (value=1b) and IntL asserted. Rx LOS assert Time ton_IntL 200 ms Time from Tx Fault sate to Tx Fault bit set (value=1b) and IntL asserted. Rx LOS bit set (value=1b) and	Parameter	Symbol	Min	Max	Unit	Conditions
ResetL Assert Time t_reset_init 2				2000	ms	
ResetL Assert Time	MgmtInitDuration	Duration				
Signal to initiate a module reset. IntL Assert Time ton_IntL 200 ms Time from occurrence of condition triggering IntL until Vout:IntL=Vol associated flag until Vout:IntL=Vol. This includes deassert times for Rx LOS Assert Time ton_los 100 ms Time from Rx LOS state to Rx LOS bit set (value = 1b) and IntL asserted. Rx LOS Assert Time ton_losf 1 ms Time from Rx LOS state to Rx LOS bit set (value = 1b) and IntL asserted. Rx LOS Assert Time ton_losf 3 ms Time from Rx LOS state to Rx LOS bit set (value = 1b) and IntL asserted. Rx LOS Deassert Time ton_Time ton_Time ton_Time from Tx LOS to Status bit. Tx Fault Assert Time ton_Txfault 200 ms Time from Tx Fault state to Tx Fault bit set (value=1b) and IntL asserted. Flag Assert Time ton_flag 200 ms Time from corrected flag bit set (value=1b) and IntL asserted. Mask Assert Time ton_flag 200 ms Time from corrected condition triggering flag to associated flag bit set (value=1b) and IntL asserted. Mask Assert Time ton_mask 100 ms Time from mask bit set (value=1b) until associated IntL assertion is inhibited Mask Deassert Time toff mask 100 ms Time from mask bit set (value=1b) and IntL assertion is inhibited Mask Deassert Time toff mask 100 ms Time from mask bit set (value=1b) and IntL assertion is inhibited Mask Deassert Time toff mask 100 ms Time from mask bit set (value=1b) and IntL assertion is inhibited Mask Deassert Time toff mask 100 ms Time from mask bit set (value=1b) and IntL assertion is inhibited Mask Deassert Time toff mask 100 ms Time from mask bit set (value=1b) and IntL assertion is inhibited Mask Deassert Time toff mask 100 ms Time from change of state of Application or Rate Select bit until transmitter or receiver bandwidth is in conformance with appropriate specification Note 1. Measured from the rising edge of SDA in the stop bit of the write transaction Note 2. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 6.						
IntL Assert Time ton_IntL 200 ms Time from occurrence of condition triggering IntL until Vout:IntL=Vol Time from clear on read operation of associated flag until Vout:IntL=Vol This includes dessert time for Rx LOS Assert Time ton_los 100 ms Time from Rx LOS state to Rx LOS bit set (value = 1b) and IntL asserted. Rx LOS Assert Time ton_losf 1 ms Time from Rx LOS state to Rx LOS bit set (value = 1b) and IntL asserted. Rx LOS Deassert Time (optional fast mode) 7 ms Time from Time from Time from Rx LOS state to Rx LOS bit set (value = 1b) and IntL asserted. Rx LOS Deassert Time ton_Txfault 200 ms Time from Tim	ResetL Assert Time	t_reset_init	2		μs	
Intl Deassert Time toff_Intl 500 µs Time from Rx LOS atset to Rx LOS bit set (value = 1b) and Intl asserted. Rx LOS Assert Time ton_los 100 ms Time from Rx LOS state to Rx LOS bit set (value = 1b) and Intl asserted. Rx LOS Assert Time ton_los 1 ms Time from Rx LOS state to Rx LOS bit set (value = 1b) and Intl asserted. Rx LOS Assert Time ton_losf 1 ms Time from Rx LOS state to Rx LOS bit set (value = 1b) and Intl asserted. Rx LOS Assert Time toff_losf 3 ms Time from signal present to negation of Rx LOS status bit. Tx Fault Assert Time ton_Txfault 200 ms Time from Tx Fault state to Tx Fault bit set (value=1b) and Intl asserted. Flag Assert Time ton_flag 200 ms Time from occurrence of condition triggering flag to associated flag bit set (value=1b) and Intl asserted. Mask Assert Time ton_mask 100 ms Time from mask bit set (value=1b)¹ until associated flag bit set (value=1b)² until associated Intl operation resumes Mask Deassert Time toff_mask 100 ms Time from mand bit cleared (value=0b)² until associated Intl operation resumes Application or Rate Select Change Time Time from the rising edge of SDA in the stop bit of the write transaction Note 2. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 6.	0.00	State Code				
IntL Deassert Time	IntL Assert Time	ton_IntL		200	ms	
associated flag until Vout:IntL=Voh. This includes deassert times for Rx LOS Assert Time ton_los 100 ms Time from Rx LOS state to Rx LOS bit set (value = 1b) and IntL asserted. Rx LOS bessert Time ton_losf 1 ms Time from Rx LOS state to Rx LOS bit set (value = 1b) and IntL asserted. Rx LOS Deassert Time ton_ton_ton_ton_ton_ton_ton_ton_ton_ton_						
RX LOS Assert Time ton_los 100 ms Time from RX LOS state to RX LOS bit set (value = 1b) and IntL asserted. RX LOS Assert Time ton_losf 1 ms Time from RX LOS state to RX LOS bit set (value = 1b) and IntL asserted. RX LOS Deassert Time toff_losf 3 ms Time from Signal present to negation of RX LOS state to TX Fault state to TX Fault state to TX Fault Assert Time ton_TXfault 200 ms Time from TX Fault state to TX Fault bit set (value=1b) and IntL asserted. RX LOS Assert Time ton_TXfault 200 ms Time from TX Fault state to TX Fault bit set (value=1b) and IntL asserted. RX Fault Assert Time ton_TXfault 200 ms Time from TX Fault state to TX Fault bit set (value=1b) and IntL asserted. RX LOS Assert Time ton_TXfault 200 ms Time from correctore condition triggering flag to associated flag bit set (value=1b) and IntL asserted. RX LOS Assert Time ton_mask 100 ms Time from mask bit set (value=1b) inhibited RX LOS Assert Time ton_mask 100 ms Time from mask bit set (value=1b) inhibited RX LOS Assert Time ton_mask 100 ms Time from mask bit set (value=1b) inhibited RX LOS Assert Time ton_mask 100 ms Time from mask bit set (value=1b) inhibited RX LOS Assert Time ton_mask 100 ms Time from mask bit set (value=1b) inhibited RX LOS Assert Time ton_mask 100 ms Time from mask bit set (value=1b) inhibited RX LOS Assert Time ton_mask 100 ms Time from mask bit set (value=1b) inhibited RX LOS Assert Time ton_mask 100 ms Time from mask bit set (value=1b) inhibited RX LOS Assert Time ton_mask 100 ms Time from mask bit set (value=1b) inhibited RX LOS Assert Time ton_mask 100 ms Time from mask bit set (value=1b) inhibited RX LOS Assert Time 100 ms Time from mask bit set (value=1b) inhibited RX LOS Assert Time 100 ms Time from Tx Fault bit 100 ms Time from mask bit set (value=1b) inhibited RX LOS Assert Time 100 ms Time from Tx Fault bit 100 ms Time from Tx Fault bit 100 ms Time from Tx Fault 100 ms	IntL Deassert Time	toff_IntL		500	μs	
RX LOS Assert Time ton_los 100 ms Time from RX LOS state to RX LOS bit set (value = lb) and IntL asserted. RX LOS Deassert Time (optional fast mode) RX LOS Deassert Time (optional fast mode) RX LOS Deassert Time ton_TXfault 200 ms Time from Tx Fault state to TX Fault bit set (value = lb) and IntL asserted. RX LOS Deassert Time ton_TXfault 200 ms Time from Tx Fault state to TX Fault bit set (value=lb) and IntL asserted. RX LOS Deassert Time ton_TXfault 200 ms Time from TX Fault state to TX Fault bit set (value=lb) and IntL asserted. RX LOS Deassert Time ton_TXfault 200 ms Time from TX Fault state to TX Fault bit set (value=lb) and IntL asserted. RX LOS Deassert Time ton_TXfault 200 ms Time from TX Fault state to TX Fault bit set (value=lb) and IntL asserted. RX LOS Deassert Time ton_TXfault 200 ms Time from mask bit cleared (value=lb) and IntL asserted. RX LOS Deassert Time ton_TXfault 200 ms Time from mask bit cleared (value=lb) and IntL asserted. RX LOS Deassert Time ton_TXfault 200 ms Time from mask bit cleared (value=lb) and IntL asserted. RX LOS Deassert Time ton_TX Time from mask bit cleared (value=lb) and IntL asserted. RX LOS Deassert Time ton_TX Time from mask bit cleared (value=lb) and IntL asserted. RX LOS Deassert Time ton_TX Time from mask bit cleared (value=lb) and IntL asserted. RX LOS Deassert Time ton_TX Time from mask bit cleared (value=lb) and IntL asserted. RX LOS Deassert Time ton Time from the set of the value intlibuted to the value in						
RX LOS Assert Time ton_los 100 ms Time from RX LOS state to RX LOS bit set (value = 1b) and IntL asserted. RX LOS Assert Time (optional fast mode) RX LOS beta set (value = 1b) and IntL asserted. RX LOS Deassert Time (optional fast mode) Time from RX LOS state to RX LOS bit set (value = 1b) and IntL asserted. RX LOS Deassert Time (optional fast mode) TX Fault Assert Time ton_TXfault 200 ms Time from Status bit. RX Fault Assert Time ton_TXfault 200 ms Time from TX Fault state to TX Fault bit set (value=1b) and IntL asserted. RASK Assert Time ton_flag 200 ms Time from occurrence of condition triggering flag to associated flag bit set (value=1b) and IntL asserted. RASK Assert Time ton_mask 100 ms Time from mask bit set (value=1b)¹ until associated IntL asserted. RASK Deassert Time ton_mask 100 ms Time from mask bit cleared (value=0b)¹ until associated IntL operation resumes RASK Deassert Time t_ratesel 100 ms Time from change of state of Application or Rate Select bir¹ until transmitter or receiver bandwidth is in conformance with appropriate specification RASK Deasured from the rising edge of SDA in the stop bit of the write transaction Note 2. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 6.						
set (value = 1b) and IntL asserted. Rx LOS Assert Time (optional fast mode) Rx LOS Deassert Time ton_losf				10.		
RX LOS Assert Time ton_losf 1 ms Time from RX LOS state to RX LOS bit set (value = 1b) and IntL asserted. RX LOS bit set (value = 1c) and IntL asserted. RX LOS bit set (value = 1c) and IntL asserted. RX LOS bit set (value = 1c) and IntL asserted. RX LOS bit set (value = 1c) and IntL asserted. RX LOS status bit. Time from signal present to negation of RX LOS status bit. TX Fault Assert Time ton_TXfault 200 ms Time from TX Fault tate to TX Fault bit set (value=1b) and IntL asserted. Time from mask ton_flag bit set (value=1b) and IntL asserted. Time from mask ton_mask 100 ms Time from mask bit set (value=1b) and IntL asserted. Time from mask bit set (value=1b) until associated IntL asserted. Time from mask bit cleared (value=0b) until associated IntL operation resumes application or Rate Select Change Time t_ratesel 100 ms Time from change of state of Application or Rate Select bit until transmitter or receiver bandwidth is in conformance with appropriate specification. Note 1. Measured from the rising edge of SDA in the stop bit of the write transaction Note 2. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 6.	Rx LOS Assert Time	ton_los		100	ms	
(optional fast mode) RX LOS Deassert Time toff_losf						set (value = 1b) and IntL asserted.
RX LOS Deassert Time (optional fast mode) The Four Assert Time (optional fast mode) To Fault Assert Time ton_Txfault 200 ms Time from Tx Fault state to Tx Fault bit set (value=1b) and IntL asserted. Flag Assert Time ton_flag 200 ms Time from option option of triggering flag to associated flag bit set (value=1b) and IntL asserted. Mask Assert Time ton_mask 100 ms Time from mask bit set (value=1b) until associated IntL assertion is inhibited (value=0b) until associated IntL assertion is inhibited (value=0b) until associated IntL operation resumes Application or Rate tratesel 100 ms Time from mask bit cleared (value=0b) until associated IntL operation resumes Application or Rate tratesel 100 ms Time from change of state of Application or Rate Select Change Time 100 ms Time from change of state of Application or Rate Select bit until transmitter or receiver bandwidth is in conformance with appropriate specification Note 1. Measured from the rising edge of SDA in the stop bit of the write transaction Note 2. Fower on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 6.	Rx LOS Assert Time	ton_losf		1	ms	
(optional fast mode) TX Fault Assert Time ton_TXfault 200 ms Time from TX Fault state to TX Fault bit set (value=1b) and Intl asserted. Flag Assert Time ton_flag 200 ms Time from occurrence of condition triggering flag to associated flag bit set (value=1b) and Intl asserted. Mask Assert Time ton_mask 100 ms Time from mask bit set (value=1b)¹ until associated Intl assertion is inhibited Mask Deassert Time toff_mask 100 ms Time from mask bit cleared (value=0b)¹ until associated Intl operation resumes Application or Rate Select Change Time t_ratesel 100 ms Time from change of state of Application or Rate Select bit¹ until transmitter or receiver bandwidth is in conformance with appropriate specification Note 1. Measured from the rising edge of SDA in the stop bit of the write transaction Note 2. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 6.						
Two Fault Assert Time ton_Txfault 200 ms Time from Tx Fault state to Tx Fault bit set (value=1b) and IntL asserted. Flag Assert Time ton_flag 200 ms Time from occurrence of condition triggering flag to associated flag bit set (value=1b) and IntL asserted. Mask Assert Time ton_mask 100 ms Time from mask bit set (value=1b) until associated IntL assertion is inhibited Mask Deassert Time toff_mask 100 ms Time from mask bit cleared (value=0b) until associated IntL operation resumes Application or Rate t_ratesel 100 ms Time from mask bit cleared (value=0b) until associated IntL operation resumes Application or Rate t_ratesel 100 ms Time from change of state of Application or Rate Select bit until transmitter or receiver bandwidth is in conformance with appropriate specification Note 1. Measured from the rising edge of SDA in the stop bit of the write transaction Note 2. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 6.	Rx LOS Deassert Time	toff losf		3	ms	Time from signal present to negation
bit set (value=1b) and IntL asserted.	(optional fast mode)	_				of Rx LOS status bit.
Flag Assert Time ton_flag 200 ms Time from occurrence of condition triggering flag to associated flag bit set (value=1b) and IntL asserted. Mask Assert Time ton_mask 100 ms Time from mask bit set (value=1b)¹ until associated IntL asserted in inhibited Mask Deassert Time toff_mask 100 ms Time from mask bit cleared (value=0b)¹ until associated IntL operation resumes Application or Rate Select Change Time 100 ms Time from change of state of Application or Rate Select bit¹ until transmitter or receiver bandwidth is in conformance with appropriate specification Note 1. Measured from the rising edge of SDA in the stop bit of the write transaction Note 2. Fower on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 6.	Tx Fault Assert Time	ton Txfault		200	ms	Time from Tx Fault state to Tx Fault
triggering flag to associated flag bit set (value=1b) and IntL asserted. Mask Assert Time ton_mask 100 ms Time from mask bit set (value=1b)¹ until associated IntL assertion is inhibited Mask Deassert Time toff_mask 100 ms Time from mask bit cleared (value=0b)¹ until associated IntL operation resumes Application or Rate t_ratesel 100 ms Time from change of state of Application or Rate Select Change Time 100 ms Time from change of state of Application or Rate Select bit¹ until transmitter or receiver bandwidth is in conformance with appropriate specification Note 1. Measured from the rising edge of SDA in the stop bit of the write transaction Note 2. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 6.						bit set (value=1b) and IntL asserted.
bit set (value=lb) and IntL asserted. Time from mask bit set (value=lb) until associated IntL assertion is inhibited	Flag Assert Time	ton flag		200	ms	
Mask Assert Time ton_mask 100 ms Time from mask bit set (value=1b)¹ until associated IntL assertion is inhibited Mask Deassert Time toff_mask 100 ms Time from mask bit cleared (value=0b)² until associated IntL operation resumes Application or Rate Select Change Time tratesel 100 ms Time from change of state of Application or Rate Select bit¹ until transmitter or receiver bandwidth is in conformance with appropriate specification Note 1. Measured from the rising edge of SDA in the stop bit of the write transaction Note 2. Fower on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 6.				00000000	1000000	triggering flag to associated flag
Mask Deassert Time toff_mask 100 ms Time from mask bit cleared (value=0b)¹ until associated IntL operation resumes Application or Rate Select Change Time t_ratesel 100 ms Time from change of state of Application or Rate Select bir¹ until transmitter or receiver bandwidth is in conformance with appropriate specification Note 1. Measured from the rising edge of SDA in the stop bit of the write transaction Note 2. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 6.						bit set (value=1b) and IntL asserted.
Inhibited Inhibited Inhibited Inhibited Inhibited It Inhibited In	Mask Assert Time	ton mask		100	ms	Time from mask bit set (value=1b)1
Mask Deassert Time toff mask 100 ms Time from mask bit cleared (value=0b) until associated IntL operation resumes Application or Rate t_ratesel 100 ms Time from change of state of Application or Rate Select bit until transmitter or receiver bandwidth is in conformance with appropriate specification Note 1. Measured from the rising edge of SDA in the stop bit of the write transaction Note 2. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 6.					545430	until associated IntL assertion is
Application or Rate Select Change Time tratesel 100 ms Time from change of state of Application or Rate Select Change Time 100 ms Time from change of state of Application or Rate Select bir¹ until transmitter or receiver bandwidth is in conformance with appropriate specification 100 ms Time from the rising edge of SDA in the stop bit of the write transaction Note 1. Measured from the rising edge of SDA in the stop bit of the write transaction Note 2. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 6.						inhibited
Application or Rate Select Change Time t_ratesel 100 ms Time from change of state of Application or Rate Select bit¹ until transmitter or receiver bandwidth is in conformance with appropriate specification Note 1. Measured from the rising edge of SDA in the stop bit of the write transaction Note 2. Fower on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 6.	Mask Deassert Time	toff mask		100	ms	
Application or Rate tratesel 100 ms Time from change of state of Application or Rate Select bir' until transmitter or receiver bandwidth is in conformance with appropriate specification. Note 1. Measured from the rising edge of SDA in the stop bit of the write transaction. Note 2. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 6.						(value=0b)1 until associated IntL
Select Change Time Application or Rate Select bit until transmitter or receiver bandwidth is in conformance with appropriate specification Note 1. Measured from the rising edge of SDA in the stop bit of the write transaction note 2. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 6.						operation resumes
transmitter or receiver bandwidth is in conformance with appropriate specification Note 1. Measured from the rising edge of SDA in the stop bit of the write transaction Note 2. Fower on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 6.	Application or Rate	t ratesel		100	ms	Time from change of state of
in conformance with appropriate specification Note 1. Measured from the rising edge of SDA in the stop bit of the write transaction Note 2. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 6.	Select Change Time	1				Application or Rate Select bit1 until
Note 1. Measured from the rising edge of SDA in the stop bit of the write transaction Note 2. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 6.	-					transmitter or receiver bandwidth is
Note 1. Measured from the rising edge of SDA in the stop bit of the write transaction Note 2. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 6.						in conformance with appropriate
Note 2. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 6.						
above the minimum level specified in Table 6.	Note 1. Measured fr	om the rising	edge	of SDA	in th	e stop bit of the write transaction
Note 3. Measured from the rising edge of SDA in the stop bit of the read transaction	above the minimum lev	rel specified :	in Tab	le 6.		
	Note 3. Measured fro	m the rising e	edge c	f SDA	in the	stop bit of the read transaction

Figure 9. Timing Specifications

Mechanical Dimensions




Figure 10. Mechanical Specifications



Ordering information

Part Number	Product Description
TOP-QSFP-DD-200G-	200G QSFP-DD SR8 NRZ 100m Optical
SR8	Transceiver

References

- 1. QSFP-DD MSA Rev 2.0
- 2. IEEE 802.3bm 100GBASE-SR4

Topstar Technology Industrial Co., Ltd

Add: F5, Rongcheng Building, 28 Yayuan Road Wuhe Community, BanTian Street, Shenzhen, China

Tel: +86 755 8255 2969 Email:lisa@topsfp.com

Skype: lisalin6565 Whatsapp: +86 13798265065

Wechat: 251081707

Facebook and Linked in: Topstar Technology Industrial Co., Ltd

